Senior Digital Design Engineer (CMOS/ MEMS / Sensors) - VISAS SUPPORTED
- Moves you to
- Netherlands
- Support
- Visa sponsorship
- Posted
74,556 relocation jobs, straight from company career pages
100% free · New jobs every minute
Show job descriptionHide job description
Senior Digital Design Engineer
Location: Delft, Netherlands (Visas Supported)
A fantastic opportunity for an experienced Digital Design Engineer to join a MEMS and Analog Semiconductor company who offer the industry’s most advanced and most reliable timing solutions.
Responsibilities:
- Developing micro-architecture specification of the logic circuit from reading and comprehending the Product Requirement Document (PRD)
- Developing the Register Transfer Level (RTL) design from the micro-architecture specification using Verilog or SystemVerilog as the HDL
- Developing standalone test benches to verify the RTL behavior
- Writing and verifying SystemVerilog Assertions (SVA) for a design
- Writing timing constraints and clock definition for synthesis and place and route tools
- Running industry-standard synthesis tools (e.g., Genus or Design Compiler) and being able to fix timing problems if they arise
- Reading and understanding the Static Timing Analysis (STA) reports from an industry-standard STA tool (e.g., Prime Time)
- Cross-functional interactions and communication with various teams within SiTime including analog, verification, backend, system, and test engineering teams
- Post-Si bring-up, validation, and debugging
Qualifications & Requirements (Education must be included):
- Master’s degree in electrical engineering or similar
- 4+ years of relevant work experience in the industry
- Proficient in Verilog and SystemVerilog
- Expertise in digital logic design fundamentals such as clock divider circuits, multi-clock logic designs, CDC, FIFO, FSM, etc
- Experience in designing mixed-signal digital logic
- Basic understanding of Discrete time Signal Processing theory, FIR, and IIR filter design
- Solid experience in digital design flow including RTL design, synthesis, timing constraints, and STA
- Skilled in scripting languages such as Perl/Tcl/Python
By applying to this role you understand that we may collect your personal data, store and process it on our systems. For more information please see our Privacy Notice (https://eu-recruit.com/wp-content/uploads/2025/01/European-Tech-Recruit-Privacy-Notice-2025.pdf)
